All About Circuits Forum 3 bit synchronous counter
 Register Blogs FAQ Members List Today's Posts Search Today's Posts Mark Forums Read

 Homework Help Stuck on a textbook question or coursework? Cramming for a test and need help understanding something? Post your questions and attempts here and let others help.

#1
04-11-2011, 11:36 PM
 Prototape Junior Member Join Date: Feb 2011 Posts: 10
3 bit synchronous counter

So I have to analyze a 3 bit synchronous counter much like this:

From that I'm supposed to supply:

1. A state table
2. A state diagram
3. A timing diagram.

I know what a state table, state diagram, and timing diagram are so that base is covered, but what my question is... what the <snip>?

I read the chapter in my book and it was no help. I went to the internet and found this video:

But it really only covers 2 bit, not 3 bit. When he does do 3 bit he does something covering only even numbers.. I don't know. It helped a little bit, but not so much. Especially since he did the process backwards to create a synchronous counter, rather than what I need which is finding the specifications behind the diagram.

What I do understand:
The AND gates make it so the inputs must be logic HIGH in order to press on. Other than that, this whole thing has me stumped.

I would appreciate any help. Whether it be someone explaining it or just linking me to some material. I'll actually read it too

Last edited by beenthere; 04-12-2011 at 12:23 AM. Reason: language
#2
04-12-2011, 01:22 AM
 Georacer Super Moderator Join Date: Nov 2009 Location: Athens, Greece (GMT +2) Posts: 4,875

It might not add much, but anything helps.

Can you post any of your efforts to solve the problem? Try to complete the state diagram at least. We require you to do a bit of effort before receiving help here.

But 3 bits aren't that different from 2bits really...
__________________
.
I am a prisoner of high standards and low social skills
____________________________________

I wish I was the best at what I would do, and what I would do wouldn't be pretty.
#3
04-13-2011, 01:27 AM
 Prototape Junior Member Join Date: Feb 2011 Posts: 10

I checked that out but it didn't help much :/
I wasn't necessarily asking people to finish my homework for me, I just need something to start me off, I come here as a last resort because there's more people who need help.

My attempt at a state diagram consisted of J and K 0-2 to be all logic HIGHs. From what I can tell, the diagram says that J0 and K0 are 1 as per the 1 behind them. From there, I suspected J1 and K1 must be high, referring to the AND gate which states that all inputs must be high to give output high. J2 and K2 must also be high in order to keep the sequence going, but K would have to be a 0 to repeat, correct?

I have no idea if that's right, but it's just the hunch I got. This whole thing pretty much confused me, though.
#4
04-13-2011, 12:25 PM
 Georacer Super Moderator Join Date: Nov 2009 Location: Athens, Greece (GMT +2) Posts: 4,875

Ok, you can start by the state diagram. At first assume that all 3 FFs have 0 internal state. That means that you are at the 000 state count. Check what the output will be.

Now notice that the J and K inputs are either constant (J0, K0) or a function of the current outputs. That lets you build the inputs for the next cycle, and eventually build the whole diagram.

For example, after starting from 000, you have:
J0=1, K0=1
J1=(1 AND 0)=0, K1=0
J2=(0 AND 0)=0, K2=0
Therefore the next state will be 100.

Continue this way to construct the whole state diagram (which of course you know it's a simple 3-bit count).

Once you have your diagram, the rest is easy. Check here http://www.allaboutcircuits.com/vol_4/chpt_11/5.html for a tutorial.
I think what you ask is the first table of the tutorial.

Is that clear?
__________________
.
I am a prisoner of high standards and low social skills
____________________________________

I wish I was the best at what I would do, and what I would do wouldn't be pretty.
#5
04-13-2011, 08:23 PM
 Prototape Junior Member Join Date: Feb 2011 Posts: 10

Aaaah. That cleared things up quite a bit, thank you!

 Tags bit, counter, synchronous

 Related Site Pages Section Title Worksheet Counters Worksheet Flip-flop circuits Worksheet AC network analysis Video Lecture Counters - Digital Textbook Ring counters : Shift Registers Textbook Finite State Machines : Sequential Circuits Counters Textbook Asynchronous counters : Sequential Circuits Counters Textbook Synchronous counters : Sequential Circuits Counters Textbook The J-K flip-flop : Multivibrators Textbook Don't care cells in the Karnaugh map : Karnaugh Mapping

 Similar Threads Thread Thread Starter Forum Replies Last Post rkobasketball Homework Help 6 03-14-2010 03:46 AM WizzleFiend3 Homework Help 3 11-19-2009 06:34 PM baaf Homework Help 1 04-07-2009 12:23 AM djplayer Homework Help 1 12-02-2008 09:31 PM samrat Homework Help 3 04-03-2008 09:30 AM

 Thread Tools Display Modes Linear Mode

 Posting Rules You may not post new threads You may not post replies You may not post attachments You may not edit your posts BB code is On Smilies are On [IMG] code is On HTML code is Off Forum Rules
 Forum Jump User Control Panel Private Messages Subscriptions Who's Online Search Forums Forums Home Electronics Forums     General Electronics Chat     The Projects Forum     Homework Help     Electronics Resources Software, Microcomputing, and Communications Forums     Programmer's Corner     Embedded Systems and Microcontrollers     Computing and Networks     Radio and Communications Circuits and Projects     The Completed Projects Collection Abstract Forums     Math     Physics     General Science All About Circuits Commmunity Forums     Off-Topic     The Flea Market     Feedback and Suggestions

All times are GMT. The time now is 01:10 AM.