Implement function with 4:1 & 2:1 Multiplexers
I'm trying to implement four functions using a minimum number of 2:1 and 4:1 muxes with NO additional gates.
This is my truth table:
Right now, I'm currently working on function Z.
I grouped the rows into pairs accordingly:
When ABC=000, Z = D
When ABC=001, Z = D
When ABC=010, Z = D
When ABC=011, Z = D
When ABC=100, Z = D'
When ABC=101, Z = D'
When ABC=110, Z = D'
When ABC=111, Z = D'
So therefore I would need a mux with 8 data inputs?
I put two 4:1 muxes together, with the select inputs labeled with A, B, C
And I just labeled the data inputs by D.H (high), or D.L (low) according to the pairs above
This is what I have so far for function Z.
I really don't know how to label the pins or make the connections to connect both muxes together. Could someone please help me on this?
I edited the above circuit to this one. But I still don't know how to cascade several muxes. I don't know where to connect the select inputs and other connections. Could someone please help me asap?
Last edited by tquiva; 11-14-2010 at 12:02 AM.
Connect B and C inputs to S1 and S0 of both multiplexers respectively. Use A input to select which multiplexer is active. When A=0, the top multiplexer shall be active (connect to A via NOT gate) and when A=1 the bottom multiplexer shall be active (connect directly to A). However, you don't need these multiplexers to achieve that. Z=D when A=0 and Z=D' when A=1, thus a simple logic circuit can achieve this.
>> Troubleshooting is an art <<
|The Following User Says Thank You to mik3 For This Useful Post:|
|function, implement, multiplexers|
|Related Site Pages|
|Worksheet||Sum-of-Products and Product-of-Sums expressions|
|Worksheet||Multiplexers and demultiplexers|
|Textbook||Modern nonmechanical memory : Digital Storage (memory)|
|Textbook||Networks and busses : Digital Communication|
|Textbook||Parallel-in, parallel-out, universal shift register : Shift Registers|
|Textbook||Finite State Machines : Sequential Circuits Counters|
|Textbook||Multiplexers : Combinational Logic Functions|
|Textbook||Larger 5 & 6-variable Karnaugh maps : Karnaugh Mapping|
|Thread||Thread Starter||Forum||Replies||Last Post|
|Butterworth filter transfer function calculation||mentaaal||General Electronics Chat||9||03-27-2009 04:54 PM|
|Implement Full Adder Using two 4X1 Multiplexers||katerina22||Homework Help||1||02-06-2009 07:57 PM|
|Boolean function implementation||vvkannan||Homework Help||4||11-20-2008 03:18 PM|
|GUI project in mat lab||m75allen||Programmer's Corner||6||05-30-2007 11:51 AM|
|Trouble with Multiplexers||Davey||Homework Help||1||10-26-2005 08:26 PM|