All About Circuits Forum  

Go Back   All About Circuits Forum > Electronics Forums > Homework Help

Notices

Homework Help Stuck on a textbook question or coursework? Cramming for a test and need help understanding something? Post your questions and attempts here and let others help.

Reply   Post New Thread
 
Thread Tools Display Modes
  #1  
Old 04-26-2004, 12:14 PM
ChaosAD ChaosAD is offline
New Member
 
Join Date: Apr 2004
Posts: 1
Default

Hi,

I'm a relative newcomer to electronics, I understand you can use a NAND gate inplace of other gates, so you end up with a smaller circuit...how would I go about making a Full Adder circuit using only NAND gates? Any help much appreciated.
Reply With Quote
  #2  
Old 04-26-2004, 04:37 PM
haditya haditya is offline
Senior Member
 
Join Date: Jan 2004
Location: State College, PA
Posts: 220
Default

hi
one can sure minimize IC count by using NAND/NOR (also known as universal building blocks). The Full Adder can be built by using only NAND gates by constructing an EX-OR gate using NAND gates and the other remaining (AND and OR) gates are similarly replaced by their NAND equivalents.

hope this helps
__________________
To Err Is Human, To Debug Is Divine

Only two things are infinite, the universe and human stupidity, and I'm not sure about the former.
----- Albert Einstein
Reply With Quote
  #3  
Old 04-29-2004, 12:16 AM
Drags Drags is offline
New Member
 
Join Date: Apr 2004
Posts: 3
Default

Hi

I have a question regarding a full adder/substractor. I'm studying for an exam and at the moment I am at the serial and paralel adder. My notes say that we can fasten the serial adder by using the NAND-WIRED-AND wiring (and sth. else, i think it is OR-AND or sth.). Could anybody explain what this could be.

The picture which is attached looks like this: It has a line on NAND elements, and all the outputs are wired in one point (But it is not a short circuit - that I know). How can this work.?


Thank you, Drags
Reply With Quote
  #4  
Old 10-06-2006, 01:41 AM
electro eto electro eto is offline
New Member
 
Join Date: Oct 2006
Posts: 4
Thumbs up

Quote:
Originally Posted by haditya View Post
hi
one can sure minimize IC count by using NAND/NOR (also known as universal building blocks). The Full Adder can be built by using only NAND gates by constructing an EX-OR gate using NAND gates and the other remaining (AND and OR) gates are similarly replaced by their NAND equivalents.

hope this helps
yea i'm a new comer and i joined related to the fuller adder post. and using the way u explained it i got it out. thanx.
Reply With Quote
Reply   Post New Thread

Tags
, ,


Related Site Pages
Section Title
Worksheet Boolean algebra
Worksheet Binary math circuits
Worksheet Basic logic gate troubleshooting
Worksheet CMOS logic gates
Worksheet Basic logic gates
Textbook A Full-Adder : Combinational Logic Functions
Textbook Basic gate function : Digital Integrated Circuits
Textbook Gate universality : Logic Gates
Textbook TTL NAND and AND gates : Logic Gates
Textbook Multiple-input gates : Logic Gates


Similar Threads
Thread Thread Starter Forum Replies Last Post
Gate delay in 4-bit ripple-carry full adder squashbuddy Homework Help 6 06-23-2012 10:50 PM
Help needed with Full Adder and seven-segment display circuit Guest32 Homework Help 3 02-15-2012 04:56 PM
Full adder Circuit Proof testing12 Homework Help 7 10-10-2011 02:42 PM
Logic to determine how many bits in 16 bit parallel input are high manaboutdog Homework Help 23 05-28-2011 10:36 AM
How to design a carry save adder circuit? mahaju General Electronics Chat 1 05-05-2011 12:15 PM

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off

Forum Jump


All times are GMT. The time now is 10:31 PM.


User-posted content, unless source quoted, is licensed under a Creative Commons Public Domain License.
Powered by vBulletin
Copyright ©2000 - 2014, vBulletin Solutions, Inc.