All About Circuits Forum  

Go Back   All About Circuits Forum > Electronics Forums > General Electronics Chat

Notices

General Electronics Chat Discussion forum for general chat about anything electronics related, including asking questions about material in the All About Circuits E-book, Worksheets, and Videos.

Reply   Post New Thread
 
Thread Tools Display Modes
  #1  
Old 10-28-2005, 05:56 PM
nanobyte's Avatar
nanobyte nanobyte is offline
Senior Member
 
Join Date: May 2004
Posts: 117
Default

What is the difference between a D-latch and a D-flip flop? Both seem to be doing the same thing; Q follows D.
__________________
Science Fact = Science Fiction + Time
- James Kakalios

"Education is learning what you didnít even know you didnít know."
- Daniel J. Boorstin
Reply With Quote
  #2  
Old 10-28-2005, 06:25 PM
Dave Dave is offline
Senior Member
 
Join Date: Nov 2003
Posts: 6,961
Blog Entries: 17
Default

Flip-flops are edge triggered, i.e. the output Q will only follow D at the edge of the clock; whether it be rising or falling edge is dependant on the flip flop design.

Latches are transparent in the enable configuration, i.e. if the latch is enabled the output Q will follow the input D for all changes in D - there is no requirement for an clock edge like for a flip-flop.
Reply With Quote
  #3  
Old 10-30-2005, 04:15 AM
isha's Avatar
isha isha is offline
Junior Member
 
Join Date: Sep 2005
Posts: 36
Default

Quote:
Originally posted by nanobyte@Oct 28 2005, 12:56 PM
What is the difference between a D-latch and a D-flip flop? Both seem to be doing the same thing; Q follows D.
i think both are same
bcuz they do the same job
Reply With Quote
  #4  
Old 10-30-2005, 01:29 PM
Dave Dave is offline
Senior Member
 
Join Date: Nov 2003
Posts: 6,961
Blog Entries: 17
Default

Quote:
Originally posted by isha@Oct 30 2005, 05:15 AM
i think both are same
bcuz they do the same job
Read my post above, they certainly don't do the same things. Flip-flops require clock edges, where as latches only require enabling or disabling. If you consider the output of flip-flops and latches for the same inputs and clock cycle (where for a latch the clock goes to the enable input), you will find that the outputs will be different.

Look at the attached diagram showing the output of the latch QL and output if the flip-flop QFF for the same inputs and clock cycle. (Note: In this example the latch is enable-high and the flip-flop is rising edge triggered).

[attachmentid=933]
Reply With Quote
  #5  
Old 10-30-2005, 03:01 PM
JoeJester's Avatar
JoeJester JoeJester is online now
Senior Member
 
Join Date: Apr 2005
Location: Grand Prairie, TX, USA
Posts: 2,355
Default

74100 Latch datasheet for your viewing pleasure.
__________________
Joe
Navy Electricity and Electronics Training Series (NEETS) - pdf files - http://www.fcctests.com/neets/neets.htm
Reply With Quote
  #6  
Old 10-30-2005, 09:11 PM
nanobyte's Avatar
nanobyte nanobyte is offline
Senior Member
 
Join Date: May 2004
Posts: 117
Default

What's up everybody. Umm Dave, how come in your diagram the Q output for the flip flop is flat. Shouldn't it have some pulses in response to the clock edges (rising or trailing - which ever one it is suppose to respond to)?
__________________
Science Fact = Science Fiction + Time
- James Kakalios

"Education is learning what you didnít even know you didnít know."
- Daniel J. Boorstin
Reply With Quote
  #7  
Old 10-31-2005, 04:09 PM
Dave Dave is offline
Senior Member
 
Join Date: Nov 2003
Posts: 6,961
Blog Entries: 17
Default

Quote:
Originally posted by nanobyte@Oct 30 2005, 10:11 PM
What's up everybody.* Umm Dave, how come in your diagram the Q output for the flip flop is flat.* Shouldn't it have some pulses in response to the clock edges (rising or trailing - which ever one it is suppose to respond to)?
Remember for the flip-flop the input D is latched to the output Q only on the rising edge of the clock. If you look at the diagram, for all rising edges of the clock the input D is low therefore the output Q never changes. (Note, for clarity I have ignored any delays in the timing diagram).

I have noticed a small error is the output for the latch QL. After the last risng edge of the clock (rising edge number 3) the output QL should go temporarily low, until the input D goes high. Apologies for the mistake.

Attached is a correction:
Reply With Quote
  #8  
Old 11-01-2005, 09:39 PM
blahgod blahgod is offline
New Member
 
Join Date: Nov 2005
Posts: 1
Default

for d FF: d=q on time of clk, @ NGT or PGT depending on the device
Reply With Quote
Reply   Post New Thread

Tags
, ,


Related Site Pages
Section Title
Worksheet Shift registers
Worksheet Flip-flop circuits
Worksheet Latch circuits
Video Lecture Counters - Digital
Textbook Finite State Machines : Sequential Circuits Counters
Textbook Asynchronous counters : Sequential Circuits Counters
Textbook Synchronous counters : Sequential Circuits Counters
Textbook Edge-triggered latches: Flip-Flops : Multivibrators
Textbook The J-K flip-flop : Multivibrators
Textbook NAND gate S-R flip-flop : Digital Integrated Circuits


Similar Threads
Thread Thread Starter Forum Replies Last Post
d flip flop shift register issue duxbuz General Electronics Chat 5 02-23-2014 08:23 AM
Jk flip flop with preset and clear Nathan Hale General Electronics Chat 24 12-30-2013 03:31 AM
Can I use a JK Flip Flop as an SR Latch? franklinmknight General Electronics Chat 4 02-17-2010 11:46 PM
Help: 555 to counter to mux to J-K flip flop th1alb General Electronics Chat 2 12-01-2009 08:00 PM

Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

BB code is On
Smilies are On
[IMG] code is On
HTML code is Off

Forum Jump


All times are GMT. The time now is 05:21 AM.


User-posted content, unless source quoted, is licensed under a Creative Commons Public Domain License.
Powered by vBulletin
Copyright ©2000 - 2014, vBulletin Solutions, Inc.